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[57] ABSTRACf 
A method and apparatus for correcting errors in an 
electronic digital timepiece that includes an oscillator 
whic~ .has a 2n frequency output, an n-stage frequency 
divider for reducing the oscillator output frequency to a 
time keeping frequency, and means for displaying the 
count of the time keepitig frequency. The error E in the 
time of the timepiece for an arbitrary period of time T is 
determined. A computer computes a new adjustment 
value N+(2n- m+N)E/T wher.e N is the preceding 
adjustment value and m is a nonnegative integer less 
than n~. Thenthe 2n- mdivisor of the first n-m stages of 
the n-stage frequency divider is adjusted in an amount 
equal to the new adjustment value. In first and second 
embodiments of the in,-:ention the timepiece is synchro-
nized with a time standard at the beginning of the per-
iod oftime T. In the first embodiment of the invention 
the timepiece user observes E (the difference between 
the time standard and the timepiece time at the end of 
the period T) and then operates a selected switch to 
correct the time of the timepiece and to obtain a count 
for E. In the second e~bodiment of the invention, the 
user operates a switch at the beginning of T and at the 
end of T and a count for E is obtained electronically. 
Primary Examiner-Bernard Roskoski _-----------Al'!!4~C~laims, 2 Drawing Figures 
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1 
ERROR CORRECfION METHOD AND 
APPARATUS FOR ELECfRONIC TIMEPIECES 
2 
SUMMARY OF THE INVENTION 
A prior art electronic digital timepiece consists essen-
tially of a 2n oscillator, a 2n frequency divider for chang-
ORIGIN OF THE INVENTION 
The invention disclosed herein was made by employ-
ees of the United States Government and may be manu-
factured and used by or for the Government for govern-
mental purposes without the payment of any royalties 
5 ing the oscillator frequency to a time keeping fre-
quency, and a display for displaying the count of the 
time keeping frequency in seconds, minutes, hours and 
days. In a first embodiment of the invention the time of 
the timepiece is synchronized with a standard time. 
thereon of therefor. . 
BACKGROUND OF THE INVENTION 
10 Then after an arbitrary time T the error E accumulated 
by the timepiece during T is determined by a pushbut-
ton control circuitry that includes the last m stages of 
the frequency divider. The pushbutton control circuitry 
The invention relates generally to electronic digital 
watches and clocks, and more specifically concerns a 15 
method and apparatus for correcting errors in elec-
tronic digital timepieces. 
In the past, electronic digital clocks or watches have 
provided no convenient method for the user to alter the 
clock rate to match a calibration source or signal. How- 20 
ever, most clocks or watches do have, internally, a 
small adjustable trimmer capacitor that is used to "pull" 
the resonant frequency of a quartz crystal oscillator that 
operates, for example, at a frequency of 215 Hertz. 
The trimmer capacitor is usually initially adjusted so 25 
as to set the oscillator frequency equal to a standatd. 
The accuracy can be set to seconds per week. But once 
set, such things as crystal aging, temperature variations, 
and wearing habits alter the clock rate"The clock rate 30 
is almost never adjustable from outside the clock or the 
watch. Furthermore, to set the oscillator to one second 
per week (about one part in 219) requires setting the 
frequency to an equal accuracy. This is e~pecially diffi-
cult because altering the clock case configuration by 35 
opening or closing it changes the influence of the case's . 
stray capacitance on the oscillator frequency; in addi-
tion, this influence varies from watch to watch. 
Of even greater importance is that the great majority 
of users lack sophisticated calibration equipment and 40 
are unable to easily or simply adjust the clock or watch 
rate even if the adjustment can be made externally. 
Most users have access only to time signals broadcast 
on local radio stations. The user must turn the trimmer 
adjustment through a small angle then wait a week or so 45 
to observe the effect. Based on the result, he then read-
either increases or decreases the time keeping frequency 
until the time on the display is again synchronized with 
the standard. The time that the pushbutton control 
circuitry is used is proportional to E. Separate counting 
means are used to count the cycles at the output of the 
(n-m)th stage of a frequency divider during the time 
the pushbutton control circuitry is used (E counter) and 
during the time period T (Tcounter). The output of the 
E counter is divided by the output of the T counter, 
.multiplied by (2n - m +N), and then added to N to pro-
duce a divisor correction for the first (n-m) stages of 
the frequency divider. N is the last preceding correction 
of the divisor. 
In a second embodiment of the invention the error E 
is determined by discomiecting the display logic of the 
timepiece from the display register and setting the dis-
play register forward to a time when' a standard time 
signal is anticipated. A time register continues to regis-
ter the time keeping frequency from the frequency di-
vider. At the instant the anticipated standard time signal 
occurs the difference between the time register and the 
display register is obtained. This difference is a measure 
of E and is used to correct the frequency divider as in 
the first embodiment. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of a first embodiment ofthe 
invention; and 
FIG. 2 is a block diagram of a second embodiment of 
the invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
justs the trimmer and observes the result after another Turning now to the embodiment of the invention 
week; often, a third iterative adjustment is needed to selected for illustration in FIG. 1, the number 11 desig-
arrive at an accuracy near one second per week. nates an oscillator that normally has a frequency of 2n 
It is the primary object of this invention to provide a 50 where n is positive integer, such as, for example 15. 
method and apparatus for altering the clock rate of a With use the frequency of oscillator 11 will change. It is 
timepiece to match a calibration source or signal. the purpose of this invention to compensate for the 
changes in frequency of oscillator 11. 
Another object of this invention is to provide a time- The output frequency of oscillator 11 is divided by 
piece in which the user, by means of external pushbut- 55 2n-m+N with a frequency divider 12, where m is a 
ton controls, can easily and simply adjust the clock rate positive integer less than n and where N is the last pre-
to a time standard. ceding correction made by the apparatus hereinafter 
A further object of this invention is to provide a described. The output frequency of frequency divider 
method and apparatus for changing the clock rate of a 12 is connected through a pushbutton switch 13 to a 
timepiece without changing the frequency of the time- 60 frequency divider 14, which divides the frequency by 
piece oscillator. 2m. The resulting frequency, which should be one 
Still another object of this invention is to provide a Hertz, passes through a pushbutton switch 15 to a dis-
method and apparatus for correcting the clock rate of a play 16. The one Hertz frequency is also divided by 60 
timepiece that does not require iterative adjustments to with a divider 17 and applied to the display, further 
a reference frequency or rate. 65 divided by 60 with a divider 18 and applied to the dis-
Other objects and advantages of this invention will play, and further divided by 24 with a divider 19 and 
become apparent hereinafter in the specification and applied to the display so that the time is displayed in 
drawings. seconds, minutes, hours and days. 
3 
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The output of frequel1cy djv~ger 12 i~ .col'ln~cted ,to display is again synchronized with the time standard the 
counters 20 and 2:i; which 'count the. output frequency user. releases switch 13 thereby changing back. to. the 
of divider 12 for periods of timeT and E, respectively. normal mode of operation. The count on counter 21 is 
The period of time T is an arbitrary periC!d and E is the proportional to E, the error generated by the timepiece 
error accumulated by the timepiece during T. A push- 5 during the, time period T. The count on counter 20 is 
button switch 22 provides means for simultaneously proportiqnal to the time period T. If the display is fast, 
resetting counters 20 and 21 to zero. An error enable switch 15 is pushed which disconnects the output of 
gate 23 provides means for controlling counter 21. With divider 14 from the display 16. At the same time counter 
pushbutton switches 13 and 15 in the positions shown, 21 begins to count, a generator 25 applies a positive sign 
no potential is applied to either input terminal to gate 23 10 signal to computer 26. When the display is again syn-
or to generator 25. As a result, gate 23 disables counter chronized with the time standard the user releases 
21 and generator 25 does not generate a sign signal. switch 15 thereby changing back to the normal mode of 
When switch 13 is pushed down to its other position a operation. The resulting counts on counters 20 and 21 
potential 24 is applied to one of the input terminals, to are 'proportional to T and E, respectively. 
gate 23 and to generator 25. As a result gate 23 enables 15 In a more specific explanation of how a user can 
counter 21 and generator 25 produces a signal indica- utilize the invention disclosed in .FIG. 1, it will be as-
tive of a negative sign. When switch 15 is pushed down sumed that dispiay 16 is synchronized with a time stan-
to its other position potential 24 is applied to the other dard and at the same time switch 22 is activated~ This 
input terminal to gate 23 and to generator 25. As a causes counter ~O to start counting, counter 21 does not 
result, gate 23 enable counter 21 and generator 25 pro- 20 start cC!unting at this time because it is not activated by 
duces a signal indicative of a positive sign. gate 23. Now suppose at the end of some arbitrary per-
A computer 26 receives the sign signal from genera- iod T..,.I E 1 the display 16 is compared with the. time 
tor 25 and the counts from counters 20 and 21 and com- standard and found to be 35 seconds slow. Then switch 
putes.N +(2n-m+N)E/T, the new adjustment value, 13 is held in its down position for 35 second~ with the' 
which is inserted into frequency divider 12 in place of N 25 aid of the time standard or a different timepiece. During 
by means of divisor changing circuitry 27. this 35 second period counter 2t'counts to provide the 
One way to insert the new adjustment value como. E count and counter 20 continues to count to prov'ide. 
puted by computer 26 in place of the preceding adjust- the T count. Also during this 35 second period fre-
ment value N in frequency divider 12 is to let frequency quency divider 12 is connected directly to the display 
divider 12 be comprised of a conventional frequency 30 16. Assuming m = I, 70 pulses will be applied to display 
divider having 2n-m stages with its input connected to 16 during the 35 second period thereby again synchro-
an auxiliary frequency divider (any desired number of nizing display 16 with the time standard. Now assume. ' 
stages) which is fed, by oscillator 11. Then when the that when the comparison with the time standard is 
new computed adjustment value is negative the auxil- made display 16 is 35 seconds fast. Then switch 15 is 
iary frequency divider is set to a "I" in each of its stages 35 held in its down position for 35 seconds. The operation 
and is reset each time it produces an output pulse to the is as above except display 16 is disconnected for 35 
2n- m stage divider .. In addition, the new computed seconds to thereby synchronize it with the time stan- , 
adjustment value is inserted into the 2n- m . stage, fre- dard. 
quency divider and is reset to this value eacp time the In the operation of the embodiment of the invention. 
divider produces an output pulse. When the new com- 40. shownJn FIG. 1, it will be assumed that after a period 
puted value is positive "O"s are set into each stage of the , of time T the error in the time registered on display 16 
2n - m stage divider and are reset to "O"s when the di- is E. Hence, during .the time period T the time on dis-
vider produces an·output pulse. The "I"'s complement play 16 increased T +E wpere E can be either positive 
of the new adjustment value is set into the aUJf:iliary (fast) or negative (slow). This means that the average 
divider and all stages are reset to "I" each time the 45 frequency applied to display 16 during the period, T, 
auxiliary divider prodllces an output pulse until the was equal to (I +EIT) Hertz, the average frequency at 
2n - m stage divider produces a pulse then the auxiliary the output of frequency divider 12 was 2m(l +EIT) 
divider is reset to the "I "'s complement of the new Hertz, and the average frequency at the output of oscil-
adjustment value. Hence, when the new computed ad- lator 11 was (2n+N2m)(1 +EIT) Hertz. The count on 
justment value is either positive or negative the new 50 counter 20 after the period Tis 2m(1 +EIT)T and the 
divisor for frequency divider 12 is 2n- m plus the new . count on counter 21 after the period E is 2m(l +EIT)T. 
value. When the count on counter 21 is divided by the count 
The user of the timepiece in FIG. 1 can utilize this on counter 20 by computer 26, EIT is obtained. When 
inv:ention in the following way. It will be assumed that the vahiefor N+(2n- m+N) EIT is computed by com-
m is equal to one inasmuch as that is considered to be 55 puter 26 and this value is substituted for the preceding 
the best mode of the invention. First, the user will syn- N in frequency divjder 12 the new divisor for divider 12 
chronize the display 16 with a time standard and push. becomes 2n-'m+N(2n-m+N)EIT which is equal to 
switch 22 which will ;reset counters 20 and 21 and start (2n - m +N)(1 +E,IT). The resulting frequency at the 
the count on counter 20. This is the beginning of a output offrequency divider 12 is 2 m Hertz and the fre-
period of time T. Then when the correction is to be 60 quency to display 16 is one Hertz which,is the correct 
made the time on display 16 is compared with the stan-' timekeeping frequency. . 
dard time. If the display is slow switch 13 is' pushed In the embodiment of the invention shown in FIG. 2, 
which connects the output of frequency divider 12 m is equal to zero. An oscillator 30 initially generates a 
directly to display 16. Since the frequency at the output frequency of 2n which is applied to a frequency divider 
of divider 12 is approximately 2 Hertz the display will 65 31 that has a divisor of 2n + N where N is the preceding 
begin to catch up with the time standard. At the same adjustment value. The output of divider 31 is applied 
time counter 21 begins to count and generator 25. ap- through a display logic 32 (17, 18 and 19 in FIG. 1) to 
plies a negative sign signal to computer 26. When the a display resister 33. The output of divider .31 is also 
5 6 
applied to a T register 37 and through a time register ff,lduclng the oscillator output frequency to a time keep-
logic 35 to a time register 36. The outputs of display ins frequency, and mellns for displaying the count of the 
resister 33 and time register 36 are applied to a differ- time keeping frequency comprising the steps of: 
~nce circuit 34 to produce a value E which is applied to synchronizing the timepiece with a time standard, at 
an E register 38. The outputs of registers 37 and 38 are ~ the beginning of an arbitrary time period T; 
applied to a computer 41 which computes the value counting the output of the (n-m)th stage of said 
N +an+N)J;VT. This adjustment value is substituted frequency divider during the period of time T 
for the preceding adjustment value N in divisor 31 by where m is a non-negative integer less than n; 
means of a divisor changing circuitry 42. A display time obtaining a count of the output of the (n - m)th stage 
set 39 is utilized by the user to set displliY register 33 to to of said frequency divider for the period oftime 1 E 1 
any time desired and disconnect display logic 32 from where E is the error made by said timepiece during 
$he display register. A reset 40 loads the difference said time period T and is the difference between the 
'!>etween registers 33 and 36 from the difference circuit time registered by the timepiece and the time stan-
34 into resister 38 at which time the designated compu- dard at the end of the time period T; 
tation is made by computer 41, registers 37 and 38 are IS, dividing the obtained count for E by the count for the 
each reset to zero, logics 32 and 35 are reset, the time on period of time T and multiplying by (2n-m+N) 
register 33 is loaded into register 36 and display logiC 32 and then adding N to 0btain a new adjustment 
is reconnected to display register 33. value where N was the preceding adjustment 
In the use of the embodiment of the invention shown value; and 
in FIG. 2, the user sets the display register 33 to a time ~O lidjusting the 2n-m divisor of the first (n-m) stages 
(for example, 6:00 P.M.) when he knows there will be a of said frequency divider by the amount of said 
time signal (for example a time tone from a radio sta- new adjustment value. 
tion). Then when the tone occurs, he pushes the reset 2. A method of c, orrecting errors in an electron,'c button which automatically causes the new adjustment 
value computed by computer 41 to be inserted into 2' dlgital timepiece according to claim 1 wherein said step 
register 31 in place of N and starts a new time calibra- f~r obtaining a count for E includes the step of counting 
tion period T. the output of the (n-m)th stage of said frequency di-
The operation of the embodiment of the invention vider for the period of time 1 E I· 
shown in FIG. 2 starts at the time the reset 40 is oper- 3. A method of correcting errors in an electronic 
"ted. At that instant a new period of time T is begun and 30 digital timepiece liccording to claim 1 wherein said step 
the time in display register 33 is dumped into time regis- for obtaining a count for E comprises the steps of: 
tel' 36 synchronizing that register with a time standard. synchronizing a time register with said time standard 
During the time period T time register 36 registers the at the beginning of said time period T; 
time keeping pulses produced by frequency divider 31. subtracting the time in said tinie register from said 
l3~fore the end of time period T the display register 33 35 time standard lit the end of said time period T to 
is set to a future time when a time standard tone is antic- obtain said count for E. 
ipated. When the time standard tone is heard the reset 4. A method according to claim 1 wherein m is a 
4(l is operated causing the time in display register to be wsitive integer less than n. 
$ubtracted from the time in time register 36 to produce .. 5. A method according to claim 1 wherein said step of 
E. The other circuitry operates the same as the equiva- 4O Co1,IUting the output of the (n-m)th stage of said fre-
lent circuitry in FIG. 1. gu~mcy divider for a period of time 1 E 1 includes the 
Circuitry that can be used for the circuitry disclosed IIteps of: 
functionally in FIGS. 1 and 2 will be apparent to one at the end of said time period T changing the fre-
having ordinary skill in the electronic computing art quency of the count to the display means until the 
and is therefore not disclosed specifically in this specifi. 45 tim~ on the display means is again synchronized 
cation. with saiQ standard time; and 
The advantages of this invention are that it provides counting the OUtput of the (n - m)th stage of said 
Ii simple inexpensive method and apparatus for the user frequency divider during the time that the fre-
of a timepiece to adjust the clock rate of the timepiece quency to the display means is changed. 
to a time standard. 50 6. A method according to claim 5 wherein said step of 
It is to be understood that forms of the inventiqn changing the frequency of the count to the counting and 
her~with shown and described are to be taken as pre- display means consists of doubling th~ frequency of the 
ferred embodiments of the invention. However, various <;p\lnt if the counting and display means is slow and 
changes can be made without departing from the spirit cllanging the frequency of the count to zero if the 
or scope of the invention as described in the subjoined 55 c.ounting and display means is fast. 
claims. For example, when m is greater than one in 7. In an electronic digital timepiece that includes an 
FIG. 1 E is no longer exactly equal to the time that oscillator that has a 2n frequency output, an n stage 
switch 13 is actuated. Hence, there must be a Propor- frequency divider for reducing the oscillator output 
tionality constant introduced in computer 26. Also frequency to a time keeping frequency, and means for 
when switch 15 is activated divider 14 is disconnected 6Q counting and displaying the count of the time keeping 
frolll display 16. Alternatively another divider could be frequency, apparatus for correcting errors in said time-
I(onnected between divider 14 and display 16 when piece due to changes in the output frequency of said 
switch 15 is activated. In this event another proportion. oscillator comprising: 
alit)' constant must be used in computer 26. a first counting means connectecj to the output of the 
What is claimed is: 6~ (n-m)th stage of said frequency divider where m 
1. A method of correcting errors in an electronic is a whole number less than n and greater than zero; 
digital timepiece that includes an oscillator which has a a second counting means connected to the output of 
2n frequency output, an n stage frequency divider for the (n-m)th stage of said frequency divider; 
7 
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means for activating said first counting means for a 
selected perioq of time T whereby the first count-
ing means coun~s the output of the (n-m)th stage 
of said frequency divider during the period T; 
means for activating said second counting means for 5 
a period of time I E I where I E I is equal to the 
error accumulated by sl,lid time piece during said 
period T; 
means for dividing the count on said second counting 
means by the CQUI\t on said first c;ounting means, 10 
multiplying by (4n~m+N) and adding N to pro-
duce a new adj4stment value where N is the pre" 
ceding adjustment value; and 
means for adjusting the 2n- m divisor of the first 
(n-m)th stages of said frequency divider by the 15 
amount of said new adjustment value. 
8. In an electrollic digital timepiece according to 
claim 7 wherein said means for activating said second 
counting means for a period of time I E I comprises: 
a first switching means for activating said second 20 
counting means and for increasing the time keeping 
frequency when E is slow; and 
a second switching means for activating said second 
counting means and for slowing the time keeping 
frequency when E is fast. ~5 
9. In an electronic digital timepiece according to 
claim 8 wherein said first and second switching means 
includes means for trrallsmitting to said means for adjust-
ing the divisor of the first (n - m)th stages of said fre-
quency divider a signal indicative of whether E is fast or 30 
slow. . 
10. In an electronic digital timepiece according to 
claim 8 wherein said first switching means for increas-
ing the time keeping frequency includes means for con-
necting the output of the (n-m)th stage of said fre- 35 
quency divider directly to the counting and display 
means. 
11. In an electronic <;ligital timepiece according to 
claim 8 wherein said second switch means for increas-
ing the time keeping frequency includes means for dis- 40 
connecting the frequency divider from the counting and 
display means. 
12. In an electronic <;ligital timepiece according to 
claim 8 wherein m is equal to one. 
13. In an electronic digital timepiece that includes an 45 
oscillator having a 2n frequency output,an n-stage fre-
quency divider divider for reducing the oscillator fre-
quency to a time keeping frequency, and a display time 
register counting and displaying the count of the time 
50 
55 
60 
65 
keeping frequency, apPllratus for corre\lting efrOfli in 
the timepiece due to chllnges in the output frequency of 
said o!!cillator comprisin~: 
a first register for counting the output frequency from 
said n-stage frequency divider for an arbitrary per. 
iod of time T; 
a second time register for registering the time all pro-
duced by the output of said n-stage frequency di-
vider; 
means for synchronizing said second time register 
with a time standard at the beginning of said tim~ 
period T; 
means for obtaining the error E of the time in sj!.id 
secon<;l time register al! compared to said time IItan-
dard at the end of sai<;i time period T; 
computer means receiving the output of said first 
register means and said mean~ for obtaining the 
error E for calculating a new adjustment value: 
where N is the preceding adjustment val\le; and 
means for adjusting the 2n djvillor of the frequellCY 
divider by the amount of the new adjustment value. 
.4. A method of correcting errors in an electrOllic 
digital timepiece that includes an oscillator which has a 
2n frequency output, an n stage frequency divider for 
reducing the oscillator output frequency to a time keen-
ing frequency, and means for displaying the count ofthe 
time keeping frequency comprising the stePs of: 
synchronizing the timepiece with a time staqdard, a~ 
the beginning of an arbitrary time period 1'; 
counting the O\ltput of the (n-m)th stage of said 
frequency divider during the period of time T 
where m is a non-negative integer less tQan n; 
counting tpe output of the (n-m)th stage of Sllid 
frequency divider during the period of tim~ I E I 
where E is the error ptade by the timepiece during 
the period of time T; 
dividing the count for the period of time I E I by the 
count for the period of time T and multiplyipS by 
(2n-m+N) and then adding N to obtain a new 
adjustment value where N was the preceding ad. 
justment value; and 
adjusting the 2n- m divisor of the first (n-pt) stllg~ 
of said frequency divider by the amount of Said 
new adjustment value. 
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